 |
AIRCC Digital Library |
 |
Digital Signal And Image Processing
VLSICS
ISSN : 0976 - 1357 (Online) ; 0976 - 1527 (print)
volume - 1 - 1
volume - 1 - 2
volume - 1 - 3
volume - 1 - 4
volume - 2 - 1
volume - 2 - 2
volume - 2 - 3
volume - 2 - 4
volume - 3 - 1
volume - 3 - 2
volume - 3 - 3
volume - 3 - 4
volume - 3 - 5
volume - 3 - 6
volume - 4 - 1
volume - 4 - 2
volume - 4 - 3
volume - 4 - 4
volume - 4 - 5
volume - 4 - 6
volume - 5 - 1
volume - 5 - 2
volume - 5 - 3
volume - 5 - 4
volume - 5 - 5
volume - 5 - 6
volume - 6 - 1
volume - 6 - 2
volume - 6 - 3
volume - 6 - 4
volume - 6 - 5
volume - 6 - 6
volume - 7 - 1
volume - 7 - 3
volume - 7 - 4
volume - 7 - 5
volume - 8 - 1
volume - 8 - 2
volume - 8 - 3
volume - 9 - 1
volume - 9 - 2
volume - 9 - 3
volume - 9 - 4
volume - 9 - 5
volume - 10 - 1
volume - 10 - 2
volume - 10 - 3
volume - 10 - 4
volume - 10 - 5
volume - 11 - 5
volume - 11 - 6
volume - 13 - 6
volume - 14 - 2
volume - 15 - 3
| An Efficient CNTFET Based 7-Input Minority Gate |
| Samira Shirinabadi Farahani, Ronak Zarhoun, Mohammad Hossein Moaiyeri and Keivan Navi, Shahid Beheshti University, Iran |
| Volume : 4 volume number : 1 pdf |
| Realization of Transmitter and Receiver Architecture for Downlink Channels in 3-GPP LTE |
| S. Syed Ameer Abbas1, J. Rahumath Nisha1 ,M. Beril Sahaya Mary1 and S. J. Thiruvengadam2, 1Mepco Schlenk Engineering College, India and 2Thiagarajar College of Engineering, India |
| Volume : 4 volume number : 1 pdf |
| Matrix Code Based Multiple Error Correction Technique for N-Bit Memory Data |
| Sunita M.S and Kanchana Bhaaskaran V.S, VIT University, India |
| Volume : 4 volume number : 1 pdf |
| A Novel Power Reduction Technique for Dual-Threshold Domino Logic in Sub-65nm Technology |
| Tarun Kr. Gupta and Kavita Khare, MANIT, India |
| Volume : 4 volume number : 1 pdf |
| Dual Field Dual Core Secure Cryptoprocessor on FPGA Platform |
| C. Veeraraghavan1 and K. Rajendran2, 1Sri Krishna Arts and Science College, India and 2Government Arts College for women, India |
| Volume : 4 volume number : 1 pdf |
| Ternary Tree Asynchronous Interconnect Network for GALS' SOC |
| Vivek E. Khetade and S.S. Limaye, Rashtrasant Tukdoji Maharaj Nagpur university, India |
| Volume : 4 volume number : 1 pdf |
| A Study of Energy-Area Tradeoffs of Various Architectural Styles for Routing Inputs in a Domain Specific Reconfigurable Fabric |
| Anil Yadav1, Justin Stander2, Alex K. Jones2 and Gayatri Mehta1, 1University of North Texas, USA and 2University of Pittsburgh, USA |
| Volume : 4 volume number : 1 pdf |
| Implementation of Compaction Algorithm for ATPG Generated Partially Specified Test Data |
| Vaishali Dhare and Usha Mehta, Nirma University, India |
| Volume : 4 volume number : 1 pdf |
| A Multi-Objective Perspective for Operator Scheduling Using Finegrained DVS Architectures |
| Rajdeep Mukherjee, Priyankar Ghosh, Pallab Dasgupta and Ajit Pal, Indian Institute of Technology- Kharagpur, India |
| Volume : 4 volume number : 1 pdf |