 |
AIRCC Digital Library |
 |
Digital Signal And Image Processing
VLSICS
ISSN : 0976 - 1357 (Online) ; 0976 - 1527 (print)
volume - 1 - 1
volume - 1 - 2
volume - 1 - 3
volume - 1 - 4
volume - 2 - 1
volume - 2 - 2
volume - 2 - 3
volume - 2 - 4
volume - 3 - 1
volume - 3 - 2
volume - 3 - 3
volume - 3 - 4
volume - 3 - 5
volume - 3 - 6
volume - 4 - 1
volume - 4 - 2
volume - 4 - 3
volume - 4 - 4
volume - 4 - 5
volume - 4 - 6
volume - 5 - 1
volume - 5 - 2
volume - 5 - 3
volume - 5 - 4
volume - 5 - 5
volume - 5 - 6
volume - 6 - 1
volume - 6 - 2
volume - 6 - 3
volume - 6 - 4
volume - 6 - 5
volume - 6 - 6
volume - 7 - 1
volume - 7 - 3
volume - 7 - 4
volume - 7 - 5
volume - 8 - 1
volume - 8 - 2
volume - 8 - 3
volume - 9 - 1
volume - 9 - 2
volume - 9 - 3
volume - 9 - 4
volume - 9 - 5
volume - 10 - 1
volume - 10 - 2
volume - 10 - 3
volume - 10 - 4
volume - 10 - 5
volume - 11 - 5
volume - 11 - 6
volume - 13 - 6
volume - 14 - 2
volume - 15 - 3
| A New Transistor Sizing Approach for Digital Integrated Circuits Using Firefly Algorithm |
| Nima Talebpour Anaraki, Mehdi Dolatshahi and Mohammad Hossein Nadimi Shahraki, Islamic Azad University, Iran |
| Volume : 6 volume number : 6 pdf |
| A New Transistor Sizing Approach for Digital Integrated Circuits Using Firefly Algorithm |
| Nima Talebpour Anaraki, Mehdi Dolatshahi and Mohammad Hossein Nadimi Shahraki, Islamic Azad University, Iran |
| Volume : 6 volume number : 6 pdf |
| Advanced Verification Methodology for Complex System on Chip Verification [ |
| G.Renuka1, V.Ushashree2 and P.Chandrasekhar Reddy3, 1SREC, India, 2JBIET, India and 3JNTU, India |
| Volume : 6 volume number : 6 pdf |
| Design of a Low-Power 1.65 GBPS Data Channel for HDMI Transmitter |
| Ajay Agrawal and R.S.Gamad, Shri Govindram Seksaria Institute of Technology and Science, India |
| Volume : 6 volume number : 6 pdf |
| Power Optimized Datapath Units of Hybrid Embedded Core Architecture Using Clock Gating Technique |
| T.Subhashini and M.Kamaraju, Gudlavalleru Engineering College, India |
| Volume : 6 volume number : 6 pdf |
| A New Transistor Sizing Approach for Digital Integrated Circuits Using Firefly Algorithm |
| Nima Talebpour Anaraki, Mehdi Dolatshahi and Mohammad Hossein Nadimi Shahraki, Islamic Azad University, Iran |
| Volume : 6 volume number : 6 pdf |
| Advanced Verification Methodology for Complex System on Chip Verification |
| G.Renuka1, V.Ushashree2 and P.Chandrasekhar Reddy3, 1SREC, India, 2JBIET, India and 3JNTU, India |
| Volume : 6 volume number : 6 pdf |
| Design of a Low-Power 1.65 GBPS Data Channel for HDMI Transmitter |
| Ajay Agrawal and R.S.Gamad, Shri Govindram Seksaria Institute of Technology and Science, India |
| Volume : 6 volume number : 6 pdf |
| Power Optimized Datapath Units of Hybrid Embedded Core Architecture Using Clock Gating Technique |
| T.Subhashini and M.Kamaraju, Gudlavalleru Engineering College, India |
| Volume : 6 volume number : 6 pdf |