 |
AIRCC Digital Library |
 |
Digital Signal And Image Processing
VLSICS
ISSN : 0976 - 1357 (Online) ; 0976 - 1527 (print)
volume - 1 - 1
volume - 1 - 2
volume - 1 - 3
volume - 1 - 4
volume - 2 - 1
volume - 2 - 2
volume - 2 - 3
volume - 2 - 4
volume - 3 - 1
volume - 3 - 2
volume - 3 - 3
volume - 3 - 4
volume - 3 - 5
volume - 3 - 6
volume - 4 - 1
volume - 4 - 2
volume - 4 - 3
volume - 4 - 4
volume - 4 - 5
volume - 4 - 6
volume - 5 - 1
volume - 5 - 2
volume - 5 - 3
volume - 5 - 4
volume - 5 - 5
volume - 5 - 6
volume - 6 - 1
volume - 6 - 2
volume - 6 - 3
volume - 6 - 4
volume - 6 - 5
volume - 6 - 6
volume - 7 - 1
volume - 7 - 3
volume - 7 - 4
volume - 7 - 5
volume - 8 - 1
volume - 8 - 2
volume - 8 - 3
volume - 9 - 1
volume - 9 - 2
volume - 9 - 3
volume - 9 - 4
volume - 9 - 5
volume - 10 - 1
volume - 10 - 2
volume - 10 - 3
volume - 10 - 4
volume - 10 - 5
volume - 11 - 5
volume - 11 - 6
volume - 13 - 6
volume - 14 - 2
volume - 15 - 3
| A Novel Approach for Leakage Power Reduction Techniques in 65nm Technologies |
| Ajay Kumar Dadoria and Kavita Khare, Maulana Azad National Institute of Technology, India |
| Volume : 5 volume number : 3 pdf |
| Compact Low-Power High Slew-Rate CMOS Buffer Amplifier with Power Gating Technique |
| Ajay Yadav, Saurabh Khandelwal and Shyam Akashe, ITM University, India |
| Volume : 5 volume number : 3 pdf |
| Design of 6-Bit Flash Analog to Digital Converter Using Variable Switching Voltage CMOS Comparator |
| Gulrej Ahmed and Rajendra Kumar Baghel, Maulana Azad National Institute of Technology, India |
| Volume : 5 volume number : 3 pdf |
| Design of a Novel Current Balanced Voltage Controlled Delay Element |
| Pooja Saxena1, Sudheer K. M2 and V. B. Chandratre2, 1Homi Bhabha National Institute, India and 2Bhabha Atomic Research Center, India |
| Volume : 5 volume number : 3 pdf |
| Impact of Parameter Variations and Optimization on DG-PNIN Tunnel FET |
| Priya Jhalani and Manisha Pattanaik, ABV-Indian Institute of Information Technology and Management, India |
| Volume : 5 volume number : 3 pdf |
| A Low Power Front End Analog Multiplexing Unit for 12 Lead ECG Signal Acquisition |
| D.Hari Priya1, P. Rama Krishna1, A.S.C.S.Sastry2 and K. S. Rao1, 1Anurag Group of Institutions, India and 2K.L University, India |
| Volume : 5 volume number : 3 pdf |
| An Efficient Multi Resolution Filter Bank Based on DA Based Multiplication |
| Namitha Jose M and U Hari |
| Volume : 5 volume number : 3 pdf |
| Analytical Modeling of Electric Field Distribution in Dual Material Junctionless Surrounding Gate MOSFETs |
| P. Suveetha Dhanaselvam and A. Nithya Ananthi, Velammal College of Engineering and Technology, India |
| Volume : 5 volume number : 3 pdf |
| FPGA Based Efficient Multiplier for Image Processing Applications Using Recursive Error Free Mitchell Log Multiplier and KOM Architecture |
| Satish S Bhairannawar1, Rathan R2, Raja K B2, Venugopal K R2 and L M Patnaik3, 1,Dayanand Sagar College of Engineering, India, 2University Visvesvaraya College of Engineering, India and 3Indian Institute of Science, India |
| Volume : 5 volume number : 3 pdf |