 |
AIRCC Digital Library |
 |
Digital Signal And Image Processing
VLSICS
ISSN : 0976 - 1357 (Online) ; 0976 - 1527 (print)
volume - 1 - 1
volume - 1 - 2
volume - 1 - 3
volume - 1 - 4
volume - 2 - 1
volume - 2 - 2
volume - 2 - 3
volume - 2 - 4
volume - 3 - 1
volume - 3 - 2
volume - 3 - 3
volume - 3 - 4
volume - 3 - 5
volume - 3 - 6
volume - 4 - 1
volume - 4 - 2
volume - 4 - 3
volume - 4 - 4
volume - 4 - 5
volume - 4 - 6
volume - 5 - 1
volume - 5 - 2
volume - 5 - 3
volume - 5 - 4
volume - 5 - 5
volume - 5 - 6
volume - 6 - 1
volume - 6 - 2
volume - 6 - 3
volume - 6 - 4
volume - 6 - 5
volume - 6 - 6
volume - 7 - 1
volume - 7 - 3
volume - 7 - 4
volume - 7 - 5
volume - 8 - 1
volume - 8 - 2
volume - 8 - 3
volume - 9 - 1
volume - 9 - 2
volume - 9 - 3
volume - 9 - 4
volume - 9 - 5
volume - 10 - 1
volume - 10 - 2
volume - 10 - 3
volume - 10 - 4
volume - 10 - 5
volume - 11 - 5
volume - 11 - 6
volume - 13 - 6
volume - 14 - 2
volume - 15 - 3
| A Novel Methodology of Simulation and Realization of Various OPAMP Topologies in 0.18?m CMOS Technology Using MATLAB |
| E.Srinivas1, N.Balaji2 and L.Padma sree3, 1JNTU-Hyderabad, India, 2JNTU-Vijayanagaram, India and 3VNR VJIET, India |
| Volume : 6 volume number : 5 pdf |
| FPGA Implementation of Moving Object and Face Detection Using Adaptive Threshold |
| Sateesh Kumar H.C1, Sayantam Sarkar2, Satish S Bhairannawar3, Raja K.B4 and Venugopal K.R4, 1SaiVidya Institute of Technology, India, 2VijayaVittala Institute of Technology, India, 3DayanandaSagar College of Engineering, India and 4University Visvesvaraya College of Engineering, India |
| Volume : 6 volume number : 5 pdf |
| Area, Delay and Power Analysis of Built in Self Repair Using 2-D Redundancy |
| Aman Kumar Sabnani and Balwinder Singh, Centre for Development of Advanced Computing, India |
| Volume : 6 volume number : 5 pdf |
| Design and Performance Analysis of Various Adders and Multipliers Using GDI Technique |
| Simran kaur, Balwinder Singh and D.K Jain, Centre for Development of Advanced Computing, India |
| Volume : 6 volume number : 5 pdf |
| A Technique for Designing High Speed Noise Immune CMOS Domino High Fanin Circuits in 16nm Technology |
| P. Koti Lakshmi and Rameshwar Rao, Osmania University, India |
| Volume : 6 volume number : 5 pdf |
| Design of a Compact Reversible Read-Only-Memory with MOS Transistors |
| Sadia Nowrin, Papiya Nazneen and Lafifa Jamal, University of Dhaka, Bangladesh |
| Volume : 6 volume number : 5 pdf |